

JP2002298574A2: DRAM, AND REFRESHING METHOD FOR DRAM

Memory e.g. dynamic random access memory includes execution circuit which refreshes memory cells of addressed row address in response to direction of execution of refresh (sequential).

JP Japan

A2 Document Laid open to Public inspection:

SUNANAGA TOSHIRO;  
WATANABE SHINPEI;

INTERNATL BUSINESS MACH CORP <IBM>

News, Profiles, Stocks and More about this company

Published / Filed:

JP2001000095399

Application Number:

Advanced: G11C 11/408;  
Corr. note:  
IPC 7: G11C 11/803;

Priority Number:

2001-03-29 JP2001000095399

Abstract:

PROBLEM TO BE SOLVED: To provide a DRAM and a refreshing method performing successively normal access and refreshing in one operation cycle of a SRAM.

SOLUTION: A DRAM 10 comprises an execution instruction means instructing execution of refreshing, an address specifying means specifying a row address of a memory cell to be refreshed, and an execution means refreshing a memory cell of a row address specified by the address specifying means when execution of refreshing is instructed from the execution instruction means.

COPYRIGHT. (C)2002 JPO

View image

1 page